#

uvm

Here are 13 public repositories matching this topic...

Juniper / open-register-design-tool

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

asic fpga eda systemverilog uvm registers systemrdl jspec register-descriptions systemrdl-compiler

Updated Oct 21, 2024
Verilog

gupta409 / Processor-UVM-Verification

System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment

processor verilog systemverilog uvm verilog-hdl systemverilog-simulation

Updated Jan 17, 2018
Verilog

erihsu / INT_FP_MAC

INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.

verilog systemverilog uvm accumulator

Updated Sep 27, 2020
Verilog

amamory-verification / uvm-basics

my UVM training projects

systemverilog uvm verification-methodologies constrained-random-verification

Updated Mar 14, 2019
Verilog

rooinasuit / AXI_to_SPI

Designing means to communicate as an SPI master, being a part of AXI interface

fpga verilog spi systemverilog uvm functional-verification axi-lite

Updated Sep 14, 2023
Verilog

sdnellen / open-register-design-tool

Tool to generate register RTL, models, and docs using SystemRDL or JSpec input

eda verilog systemverilog uvm registers systemrdl register-descriptions systemrdl-compiler fpga-development asic-design

Updated Nov 24, 2024
Verilog

Crimsonninja / elen613

Code for ELEN613: SOC Verification

uvm

Updated Nov 2, 2022
Verilog

Pirate-Emperor / CipherX

CipherX is a verification project for Advanced Encryption Standard (AES-128) using Universal Verification Methodology (UVM). It leverages Verilog, SystemVerilog, and Python to ensure robust encryption algorithm validation, integrating comprehensive UVM components and tests.

python security cryptography verification aes-128 verilog uvm cryptography-algorithms testing-framework digitaldesign encrytption dataencryption hardwareverification dataencryptionstandards

Updated Nov 16, 2024
Verilog

HassanTaqiEddin / ASIC-Design-And-Verification-Project

Pipelined Processor, Cycle Accurate Simulator, UVM, Automation

error-monitoring pipeline assembler verification verilog computer-architecture cycle-accurate uvm mips-architecture memory-handler functional-modelling

Updated Oct 9, 2024
Verilog

midimaster21b / SHA-Module

A simple SHA-256 implementation in VHDL and Verilog, simulated using a basic UVM testbench.

vhdl verilog systemverilog uvm fusesoc

Updated Oct 23, 2022
Verilog

lazardjurovic / rv32im_zbb

Emulation, implementation and verification of RISC-V core with I,M and Zbb extensions

emulator verification verilog systemc uvm risc-v rv32im uvm-verification bitmanip

Updated Sep 27, 2024
Verilog

yuravg / uvm_book_examples

UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition by Kathleen Meade and Sharon Rosenberg

verification systemverilog uvm

Updated Sep 3, 2024
Verilog

OmniaMohamed12 / DES-verification-uvm

Verification of Data Encryption Standard (DES) Using UVM.

systemverilog des uvm encryption-decryption functionalverification

Updated Oct 6, 2024
Verilog

Improve this page

Add a description, image, and links to the uvm topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the uvm topic, visit your repo's landing page and select "manage topics."