Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

RISC-V Single and Double Precision Floating Point extension #303

Merged
merged 70 commits into from
Dec 13, 2023
Merged

Conversation

dANW34V3R
Copy link
Contributor

@dANW34V3R dANW34V3R commented Mar 28, 2023

This PR adds support for the F and D extensions as well as a dummy implementation of the Zicsr extension which is required by the former. The CSR extension cannot be completed as Capstone does not fully support disassembly of these instructions. Once a Capstone update is performed SimEng can be updated. Many spelling updates have also been performed.

Note: 8 tests are expected to fail as these rely on the correct rounding mode being set

…dresses correctly so all implementations are left blank
FinnWilkinson
FinnWilkinson previously approved these changes Dec 12, 2023
Copy link
Contributor

@FinnWilkinson FinnWilkinson left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

There are some minor consistency issues with CoreInstance changes, but as this class is soon being changed / removed its not worth blocking this PR for them

FinnWilkinson
FinnWilkinson previously approved these changes Dec 12, 2023
Copy link
Contributor

@JosephMoore25 JosephMoore25 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good, nice work. Two minor comments that should take minimal time for consistency and then I'm happy to approve

src/include/simeng/CoreInstance.hh Show resolved Hide resolved
src/include/simeng/CoreInstance.hh Show resolved Hide resolved
Copy link
Contributor

@jj16791 jj16791 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

In agreeance with @FinnWilkinson approval comment but the upcoming SimInfo PR will change those changes so best to re-discuss implementation on that PR or on the future CoreInstance PR.

docs/sphinx/developer/arch/supported/riscv.rst Outdated Show resolved Hide resolved
jj16791
jj16791 previously approved these changes Dec 13, 2023
JosephMoore25
JosephMoore25 previously approved these changes Dec 13, 2023
Copy link
Contributor

@JosephMoore25 JosephMoore25 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good overall, nice work

FinnWilkinson
FinnWilkinson previously approved these changes Dec 13, 2023
@dANW34V3R dANW34V3R merged commit 3cb5f56 into dev Dec 13, 2023
1 of 2 checks passed
@dANW34V3R dANW34V3R deleted the RISCV_F branch February 26, 2024 14:46
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Add RISC-V floating point support
4 participants