-
Notifications
You must be signed in to change notification settings - Fork 206
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
rv32si/ma_fetch.S produces a different signature depending on RVC support #33
Comments
debs-sifive
added a commit
to debs-sifive/riscv-compliance
that referenced
this issue
Feb 6, 2019
debs-sifive
added a commit
to debs-sifive/riscv-compliance
that referenced
this issue
Feb 6, 2019
debs-sifive
added a commit
to debs-sifive/riscv-compliance
that referenced
this issue
Feb 6, 2019
debs-sifive
pushed a commit
to debs-sifive/riscv-compliance
that referenced
this issue
Feb 6, 2019
debs-sifive
added a commit
to debs-sifive/riscv-compliance
that referenced
this issue
Feb 6, 2019
Merged
jeremybennett
pushed a commit
that referenced
this issue
Feb 13, 2019
IF this is fixed, can we close it? |
Merged
neelgala
added a commit
that referenced
this issue
Mar 25, 2020
Changes in this pull-request: * restructuring the riscv-test-suite to indicate clearly what is deprecated, wip and usable tests. * based on the above fixed the directory structure for riscv-targets where-ever applicable. Only tested riscvOVPsim and spike. * fixed script bugs for spike as well * renamed rv32i/I-IO.S to rv32i/I-IO-01.S along with necessary changes to the reference files and Makefrag * renamed mbadaddr csr to mtval as raised in issue #31 * C.SWSP-01.S test updated to fix issue #37 Close: #8 , #31 , #30 , #32 , #33 , #37, #47 , #67 , #96
pawks
pushed a commit
to pawks/riscv-arch-test
that referenced
this issue
Nov 10, 2022
Changes in this pull-request: * restructuring the riscv-test-suite to indicate clearly what is deprecated, wip and usable tests. * based on the above fixed the directory structure for riscv-targets where-ever applicable. Only tested riscvOVPsim and spike. * fixed script bugs for spike as well * renamed rv32i/I-IO.S to rv32i/I-IO-01.S along with necessary changes to the reference files and Makefrag * renamed mbadaddr csr to mtval as raised in issue riscv-non-isa#31 * C.SWSP-01.S test updated to fix issue riscv-non-isa#37 Close: riscv-non-isa#8 , riscv-non-isa#31 , riscv-non-isa#30 , riscv-non-isa#32 , riscv-non-isa#33 , riscv-non-isa#37, riscv-non-isa#47 , riscv-non-isa#67 , riscv-non-isa#96
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
I think this is a similar issue to fix for ma_fetch, but in
rv32si
.When I run the test with target
spike
with--isa=rv32ic
, the signature I get is:Which does not match up with the signature produced with
--isa=rv32i
, which matches the current reference signature.The text was updated successfully, but these errors were encountered: