"100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
-
Updated
Jul 9, 2023 - Verilog
#
vlsi-design
Here are 37 public repositories matching this topic...
Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.
rtl verilog fulladder vlsi multiplier hardware-description-language wallace vlsi-design vlsi-project dadda-tree carry-save-adder fast-multiplication dadda-multiplier tree-multipliers
-
Updated
Jun 6, 2024 - Verilog
Microshift Compression: An Efficient Image Compression Algorithm for Hardware
fpga matlab image-processing hardware-architectures verilog image-compression computational-photography image-sensor low-power vlsi-design hdlcoder smart-image-sensor
-
Updated
Apr 21, 2021 - Verilog
Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.
signal-processing fast-fourier-transform digital-signal-processing vlsi-physical-design fpga-accelerator vlsi-design vlsi-project
-
Updated
May 20, 2020 - Verilog
The Repository contains the code of various Digital Circuits
-
Updated
Aug 7, 2023 - Verilog
This is part of EC383 - Mini Project in VLSI Design.
-
Updated
May 8, 2022 - Verilog
UART - RTL Design and Verification
-
Updated
Sep 6, 2021 - Verilog
This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specifications, RTL DV, Synthesis, Physical Design, Signoff and Finally Tape-It-Out
-
Updated
Jan 23, 2024 - Verilog
VLSI Design - Spring 2022
university solution lab cse brac brac-university vlsi-design solves bracu cse460 bracucse460 bracucse lab-solutions lab-solves
-
Updated
Mar 15, 2022 - Verilog
This project proposes to demonstrate the capabilities and scope of Verilog HDL by implementing the control system of an automatic washing machine. The above mentioned objective by implementing the Control System of an automatic washing using the Finite State Machine model. The washing machine control system generates all the control signals requ…
-
Updated
Sep 6, 2021 - Verilog
Universal Shift Register is a register which can be configured to load and/or retrieve the data in any mode (either serial or parallel) by shifting it either towards right or towards left. In other words, a combined design of unidirectional (either right- or left-shift of data bits as in case of SISO, SIPO, PISO, PIPO) and bidirectional shift re…
-
Updated
Jul 25, 2021 - Verilog
ALU (Arithmetic and Logic Unit), Ripple carry adder, Half adder and full adder are designed using all 3 styles (structural, behavioral, dataflow) and tested by generating stimulus using testbench
-
Updated
Mar 27, 2023 - Verilog
Design of real time clock(RTC) using Verilog HDL
-
Updated
Dec 5, 2021 - Verilog
-
Updated
Aug 20, 2022 - Verilog
This repo contains golden vector and randomization testbenches for SRAM module.
-
Updated
Aug 2, 2020 - Verilog
-
Updated
Dec 25, 2024 - Verilog
The Enhanced SRAM Controller handles secure, efficient memory operations with features like burst mode, error correction, power-saving, and clock domain crossing. It’s perfect for applications requiring robust and reliable memory handling.
memory verilog sram memory-management vivado questasim sdram sdram-controller memory-controller verilog-project vlsi-design sram-controller sram-controller-advanced sram-features-power-security-brust verlog-hdl enhanched-sram-controller
-
Updated
Oct 21, 2024 - Verilog
THIS REPOSITORY CONTAINS DESIGN FILES FOR SPI TO 32 DIGITAL IO EXPANSION MODULE
-
Updated
Nov 6, 2021 - Verilog
designed to control the doors, windows, fire alarm and the temperature. Each process being automated is associated with a sensor.
-
Updated
Jan 11, 2022 - Verilog
Improve this page
Add a description, image, and links to the vlsi-design topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the vlsi-design topic, visit your repo's landing page and select "manage topics."