-
Notifications
You must be signed in to change notification settings - Fork 550
OSes Ecosystem
The LiteX ecosystem provides extensive support for a wide array of operating systems, allowing you to choose the one that best fits your development needs. The framework can automatically generate software headers that match the hardware configuration. This powerful feature allows developers to generate software headers(C, Rust, .csv, .json) or OS device trees automatically, ensuring seamless hardware-software interaction and simplifying the development process.
If you're aiming to run code directly on hardware without an intervening OS, LiteX supports Bare Metal development. This setup is ideal for high-performance, low-overhead applications:
LiteX also supports Barebox, a versatile bootloader designed to handle robust and complex boot scenarios, offering you maximum control over your system startup process.
When it comes to real-time operating systems (RTOS), LiteX has you covered with Zephyr and NuttX. These lightweight RTOS are perfect for managing real-time tasks, offering a balance between compactness and functionality.
LiteX supports MicroPython, a lean version of Python 3 designed for microcontrollers and constrained systems. This offers developers the simplicity of Python, ideal for systems where a full OS might be excessive.
For more sophisticated applications, you can take advantage of LiteX's support for the Linux operating system. With Linux's extensive software ecosystem, you'll have access to a wide range of tools, libraries, and services.
For more information on each operating system, please refer to their individual project pages. Whether you're starting a new project or looking to integrate LiteX into your existing workflow, our ecosystem is designed to offer you the flexibility you need.
Have a question or want to get in touch? Our IRC channel is #litex at irc.libera.chat.
- Welcome to LiteX
- LiteX's internals
- How to
- Create a minimal SoC-TODO
- Add a new Board-TODO
- Add a new Core-WIP
- Add a new CPU-WIP
- Reuse-a-(System)Verilog,-VHDL,-Amaranth,-Spinal-HDL,-Chisel-core
- Use LiteX on the Acorn CLE 215+
- Load application code the CPU(s)
- Use Host Bridges to control/debug a SoC
- Use LiteScope to debug a SoC
- JTAG/GDB Debugging with VexRiscv CPU
- JTAG/GDB Debugging with VexRiscv-SMP, NaxRiscv and VexiiRiscv CPUs
- Document a SoC
- How to (Advanced)